Abstract-This paper present a low power current bleeding CMOS mixer with high LO-RF isolation for ZigBee application. The proposed mixer uses current reuse technique with selfbiased transconductance stage to increase the conversion gain while substantially reducing the DC power dissipation. A NMOS current bleeding transistor and load resistor is integrated between the RF transconductance and LO switching stage to improve the LO-RF isolation. This mixer is verified in 0.13μm standard CMOS technology. The simulation result shows a high conversion gain (CG) of 12dB, 1dB compression point (P 1dB ) of -13.4dBm, third-order intercept point (IIP3) of -4.3dBm and a noise figure (NF) of 15.45dB. The circuit consumes 664μA current from 1.2V power supply and LO-RF isolation is improved by 25dB.
Introduction
A low power front-end receiver had been widely reported for application such as Wireless Sensor Network (WSN) [1] . WSN application which requires low power and low data rate often adopt ZigBee standard based on the IEEE 802.15.4 regulation. The operating bandwidth is from 2.4GHz to 2.4835GHz with a corresponding date rate of 250kbps [2] . Due to this crucial low power requirement, ultra low-voltage, low-power CMOS radio frequency integrated circuit (RFICs) has been the heat of discussion in recent years due to the continuous demand in portable devices. Low power dissipation is very crucial for portable devices to maximize battery lifetime.
Direct conversion receiver (DCR) has been the heat of discussion in recent years due to its inherent low power consumption property and simplistic realization. One of the major issues associated with DCR is the LO to RF port isolation [2] .Local oscillator (LO) leakage had been a critical issue in direct conversion receiver (DCR) implementation. The LO leakage potentially couples to the RF port through the lossy silicon substrate and mismatches of differential transistors in the mixer architecture. The leakage signal will mix with LO signal and this phenomenon is known as selfmixing [2, 3] . Self-mixing causes DC offset at the output and this offset would potentially saturate the subsequent stages of the mixer.
Current bleeding is an interesting topology for high performance mixer in term of noise figure and conversion gain [4] . In the current bleeding topology, the current is sourced out in controlling the amount of DC current through the transconductance stage and switching stage, independently [4] . This technique would allow less DC current to flow through the switching stage and this would reduce the flicker noise, while increasing the switching efficiency [5] . As less current flowing through the switching stage, the output load resistance can be increased, improving mixer conversions gain [4] .
The technology scaling with a proportional voltage headroom reduction has outlaid a challenge in designing the mixer with limited supply headroom. Folded cascode mixer had been taken to the task to overcome this issue [6] . The switching stage of mixer is folded into the transconductance stage where both switching and transconductance stages run in parallel. This topology will reduce the voltage headroom that a mixer requires to operate [6] .
In this paper, the proposed mixer uses current reuse technique with the self-biased transconductance stage to increase the conversion gain. A NMOS current bleeding transistor and load resistor is integrated between the RF transconductance and LO switching stage to improve the LO-RF isolation. The proposed architecture is simulated in 0.13μm standard CMOS technology. The insight into mixer architecture and operation are discussed in section II and III. The simulated results and analysis are reported in section IV. Finally, the conclusion is drawn in section V.
II. Proposed mixer
The proposed single balanced mixer is illustrated in Fig. 1 . The LO bias current is set to be around 40% of the transconductance current to achieve optimum conversion gain. As the LO DC bias current is reduced, it is resulting in an improved performance in the context of conversion gain and noise figure [3] . From the circuit in Fig. 1 , transistor M 1 and M 2 form the transconductance stage of the proposed mixer. Node x 1 is the virtual ground and the LO switching current would be redirected as the DC current for RF signal amplification in M 1 . The small signal transconductance RF current at node x 1, is delivered to node x 3, through NMOS current bleeding transistor, M 5 . RF voltage is coupled to the gate of the M 2 transistor through capacitor C 1 for further amplification. The ac RF voltage at the gate of M 2 will be converted to small signal transconductance current at node x 3 . The total RF transconductance current at node x 3 is given in (1) before mixing with LO switching current,
where g m1 and g m2 is the transconductance for transistor M 1 and M 2 respectively, i RF is the total small signal RF current and V RF is the RF input voltage.
The mixer IF output is in negative feedback configuration with the gate of the M 2 transistor and it would maintain a DC output voltage of around 0.65V across process and temperature variation. Any changes to the DC voltage at the differential IF output would be sensed through the resistor R 1 and R 2 at node x 2 and it is reverted back to the input gate of transistor M 2 which is designed to be in self-biased configuration. This self-biased structure will reduce any extra circuit required to bias the gate of the M 2 transistor and this further decrease the power consumption.
The mixer conversion gain is direct proportional to the transconductance of transistor M 1 and M 2 and the output resistance, R L1 and R L2 . While a significant amount of current is diverted to the transconductance stage, the DC bias current LO stage is reduced, further encouraging a larger value of resistance, R L1 and R L2 . The conversion gain (CG) proportionally increases with resistance and is given by:
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III. LO-RF isolation
In this design, a novel circuit architecture is proposed to reduce the LO leakage through the mismatches of the differential PMOS LO switching transistor (M 3 and M 4 ). Transistor M 5 and resistor R L1 and R L2 is integrated between the LO switching stage and RF transconductance stage. The purpose of this configuration is to reduce LO leakage couple to the RF port. Ideally, there is no first harmonic signal of LO signal feedthrough to the RF port as long as the LO signal is sensed differentially and transistor, M 3 -M 4 are perfectly matched [4] . In reality, perfect matching is unlikely to be realized due to the process variation effect and asymmetry in the physical realization of the design, added by phase error of the LO differential input signal. All these setbacks will cause LO leakage in which its first harmonic will couple to the RF port through intrinsic capacitor of transistor M 1 . The integration of current bleeding transistor M 5 would provide addition isolation for the RF port. In the event of occurring mismatch, the LO leakage which appears at node x 3 is unlikely to flow through the transistor M 5 to the RF port due to the high impedance node observed into the drain of M 5 . The LO leakage may appear at the IF port and couples to the RF port through the intrinsic capacitor C dg1 . However, in this design, any LO leakage at output IF port will be further attenuated by load resistor R L1, 2 before reaching the RF port, thus, improving the LO-RF isolation.
The LO leakage can be coupled to the RF port through the silicon substrate since the NMOS transistors are fabricated under the same common P-type substrate. However, in this circuit, PMOS transistor is selected as the LO switching stage and these PMOS transistors (M 3 and M 4 ) is well encapsulated in N-well and are isolated from the common P-type substrate. This would further reduce any LO leakage coupling through the silicon substrate to the RF port.
IV. Simulation and analysis of proposed mixer
The proposed architecture is validated through Spectre-RF in confirming the enhancement of conversion gain through current reused adaptation. The architecture is implemented in 0.13μm standard CMOS technology with a 1.2V of supply voltage headroom. The mixer dissipates an average current of 664µA at 1.2V supply voltage. Two-tone test with the frequency of 2.443GHz and 2.442GHz is applied to the RF port with the corresponding LO frequency of 2.439GHz to verify the linearity of the mixer. From the simulation result, the conversion gain and linearity of the proposed mixer is 12dB and -4.3dbm respectively. Fig. 2 and 3 illustrate the plots of the linearity and noise figure (NF) of the mixer respectively. The NF of the mixer is quite high at about 15.45dB but it is acceptable as the noise from mixer will be suppressed by the gain from low noise amplifier in the total noise figure computation for the receiver front-end [7] . In the context of LO-RF isolation, the analysis only considers the dimensional mismatch of PMOS LO transistors as substrate noise model is not viable for simulation. A mismatch of 20% had been introduced to the PMOS LO transistors (M 3 -M 4 ) where the LO first harmonic frequency will leak to the RF port through the transistors and parasitic capacitors. For LO-RF isolation simulation, LO power is set to be 0dBm while RF port is biased at the corresponding DC voltage of 0.4V. The output power at the RF port is observed. At the RF port, the power is observed to be -100dBm. The LO leakage power is reduced to about -100dBm as it travels from the LO port to the RF port through transistor M 5 .
In verifying that transistor M 5 is able to attenuate LO leakage at node x 3 , a test capacitor is inserted between node x 1 and x 3 . The purpose of this test capacitor is to bypass transistor M 5 and to couple the LO leakage power to node x 1 . The simulation result shows that the LO power at RF port had increased to -75dBm. Transistor M 5 provides extra 25dB of isolation between LO and RF port while mismatches in the LO transistors is introduced.
The performance summary of the proposed mixer is tabulated in Table 1 . In comparison to other reported work, the proposed architecture exhibits highest conversion gain and lowest current consumption in proportionally. This mixer is also insensitive to mismatch of the LO transistors resulting in better LO-RF isolation. 
V. Conclusion
Low power current reuse CMOS current bleeding mixer was designed and verified in 0.13μm standard CMOS technology. The proposed mixer uses current reuse technique with self-biased transconductance stage to increase the conversion gain. A NMOS current bleeding transistor and load resistor is integrated between the RF transconductance and LO switching stage to improve the LO-RF isolation. The mixer draws 664μA current from 1.2V of DC power supply voltage. This architecture has the potential to be scaled to below 1V of supply to further reduce the power consumption.
